Native compressed-tensors W6A8 checkpoint published by Xananthium. Credit and upstream terms: trohrbaugh/NVIDIA-Nemotron-3-Nano-30B-A3B-BF16-heretic. The source model card is preserved in READMEORIGINAL.md. Quantization provenance and retained high-precision components are recorded in conversion-receipt.json. I wanted W6A8, so that is what we built: six-bit stored weights, dynamic eight-bit activations, and vLLM doing the serving. Humming packs the INT6 values across INT32 word boundaries and unpacks them for the 3090's supported INT8 matrix math. The cards do not need a native six-bit Tensor Core instruction. The extra unpacking and scale work is part of the cost, and the speed tests…
Independent publisher
Cassidy Barton
Xananthium
Compare the published evidence
This profile connects the 2 model and dataset records shown below to their upstream cards and sources. The library counts describe SAVRN's coverage, rather than this publisher's entire output.
Reported licenses: mit, other. Open a record to review its specific license and conditions.
Compare model specifications, source dates, and hardware estimates on the individual records. Publisher identity verification is separate from a model's quality, deployment readiness, or suitability for your work.
Models
Native compressed-tensors W6A8 checkpoint published by Xananthium. Credit and upstream terms: HauhauCS/GLM-4.7-Flash-Uncensored-HauhauCS-Aggressive. The source model card is preserved in READMEORIGINAL.md. Quantization provenance and retained high-precision components are recorded in conversion-receipt.json. I wanted W6A8, so that is what we built: six-bit stored weights, dynamic eight-bit activations, and vLLM doing the serving. Humming packs the INT6 values across INT32 word boundaries and unpacks them for the 3090's supported INT8 matrix math. The cards do not need a native six-bit Tensor Core instruction. The extra unpacking and scale work is part of the cost, and the speed tests…